

WHAT IS CLAIMED IS:

1                   1.       A hysteretic amplifier comprising:  
2                   a first differential pair of first and second transistors receiving first and second  
3 input voltages and generating a first output voltage;  
4                   third and fourth transistors coupled to the first and second transistors,  
5 respectively, and coupled to receive first and second control signals, respectively; and  
6                   a multiplexer that generates the first and the second control signals in response  
7 a hysteretic select signal,  
8                   wherein the multiplexer causes the hysteretic amplifier to have positive  
9 hysteresis when the hysteretic select signal is in a first state, and the multiplexer causes the  
10 hysteretic amplifier to have negative hysteresis when the hysteretic select signal is in a  
11 second state.

1                   2.       The hysteretic amplifier as defined in claim 1 wherein the multiplexer  
2 causes the hysteretic amplifier to not have hysteretic input thresholds when a disable signal is  
3 in a first state.

1                   3.       The hysteretic amplifier as defined in claim 1 further comprising:  
2 fifth and sixth transistors coupled in parallel to the third and fourth transistors,  
3 respectively, and coupled to receive third and fourth control signals, respectively,  
4                   wherein the first, the second, the third, and the fourth control signals are  
5 generated by the multiplexer in response to the hysteretic select signal and a plurality of  
6 program signals.

1                   4.       The hysteretic amplifier as defined in claim 1 further comprising:  
2 fifth and sixth transistors coupled to the third and fourth transistors,  
3 respectively, and coupled to receive the first and second input voltages.

1                   5.       The hysteretic amplifier as defined in claim 1 wherein the hysteretic  
2 amplifier is an input buffer coupled to receive input signals from an input pin of an integrated  
3 circuit.

1                   6.       The hysteretic amplifier as defined in claim 5 wherein the integrated  
2 circuit is a field programmable gate array.

1           7.       The hysteretic amplifier as defined in claim 1 further comprising:  
2           a first resistor coupled to a drain of the first transistor;  
3           a second resistor coupled to a drain of the second transistor;  
4           a third resistor coupled to a drain of the third transistor; and  
5           a fourth resistor coupled to a drain of the fourth transistor.

1           8.       The hysteretic amplifier as defined in claim 1 further comprising:  
2           a second differential pair of fifth and sixth transistors receiving the first and  
3           the second input voltages and generating and a second output voltage; and  
4           seventh and eighth transistors coupled to the fifth and sixth transistors,  
5           respectively, and coupled to receive the first and the second control signals, respectively.

1           9.       The hysteretic amplifier as defined in claim 8 wherein the hysteretic  
2           amplifier is a two stage hysteretic amplifier that further comprises an output stage, the output  
3           stage comprising:  
4           a third different pair of ninth and tenth transistors coupled to receive the first  
5           output voltage of the first differential pair and the second output voltage of the second  
6           differential pair; and  
7           eleventh and twelfth transistors coupled to the ninth and tenth transistors,  
8           respectively, and coupled to receive third and fourth control signals, respectively,  
9           wherein the third and the fourth control signals control hysteretic threshold  
10          levels of the output stage.

1           10.      A method for amplifying an input signal, the method comprising:  
2           amplifying a difference between first and second input signals to generate an  
3           output signal;  
4           causing the output signal to change state at first and second hysteretic  
5           thresholds when a hysteretic select signal is in a first state, the first and second hysteretic  
6           thresholds occurring after the first and second input signals cross a common point; and  
7           causing the output signal to change state at third and fourth hysteretic  
8           thresholds when the hysteretic select signal is in a second state, the third and fourth hysteretic  
9           thresholds occurring before the third and fourth input signals cross the common point.

1           11.      The method according to claim 10 further comprising:

2 causing the output signal to change state at a fifth non-hysteretic threshold  
3 level when a disable signal is in a first state.

1 12. The method according to claim 10 wherein the first, the second, the  
2 third, and the fourth hysteretic threshold levels are adjustable by changing logic states of a  
3 plurality of program signals.

1 13. The method according to claim 10 wherein amplifying the difference  
2 between the first and the second input signals to generate the output signal further comprises:  
3 amplifying the difference between the first and the second input signals using  
4 a first differential pair of transistors to generate a first pre-amplified signal;  
5 amplifying the difference between first and the second input signals using a  
6 second differential pair of transistors to generate a second pre-amplified signal; and  
7 amplifying a difference between the first and the second pre-amplified signals  
8 using a third differential pair of transistors to generate the output signal.

1 14. The method according to claim 10 further comprising:  
2 selecting the output signal as a first control signal and selecting an inversion of  
3 the output signal as a second control signal when the hysteretic select signal is in a first state;  
4 and  
5 selecting the inversion of the output signal as the first control signal and  
6 selecting the output signal as the second control signal when the hysteretic select signal is in a  
7 second state.

1 15. The method according to claim 14 wherein the output signal changes  
2 state in response to the first and the second control signals.

1 16. A hysteretic amplifier comprising:  
2 means for amplifying a difference between first and second input signals to  
3 generate and an output signal;  
4 means for generating first and second control signals in response a hysteretic  
5 select signal and the output signal,  
6 means for switching a level of the output signal at first and second positive  
7 hysteretic thresholds when a hysteretic select signal is in a first state; and  
8 means for switching the level of the output signal at third and fourth negative  
9 hysteretic thresholds when the hysteretic select signal is in a second state.

1            17.     The hysteretic amplifier according to claim 16 further comprising:  
2            means for switching the level of the output signal at a fifth non-hysteretic  
3 threshold when a disable signal is in a first state.

1            18.     The hysteretic amplifier according to claim 16 further comprising:  
2            means for switching the level of the output signal at a fifth positive hysteretic  
3 threshold when the hysteretic select signal is in the first state and a first program signal is in a  
4 first state; and  
5            means for switching the level of the output signal at a sixth negative hysteretic  
6 threshold when the hysteretic select signal is in the second state and a second program signal  
7 is in a first state.

1            19.     The hysteretic amplifier according to claim 16 wherein the hysteretic  
2 amplifier is an input buffer coupled to receive input signals from an input pin of an integrated  
3 circuit.

1            20.     A two stage amplifying system comprising  
2            first and second hysteretic amplifiers coupled to receive first and second  
3 differential input voltages; and  
4            a third hysteretic amplifier having inputs coupled to outputs of the first and the  
5 second amplifiers,  
6            wherein the first and the second hysteretic amplifiers generate two positive  
7 hysteretic thresholds in response to first and second control signals, and two negative  
8 hysteretic thresholds in response to the first and the second control signals,  
9            and the third hysteretic amplifier generates two positive hysteretic thresholds  
10 in response to third and fourth control signals, and two negative hysteretic thresholds in  
11 response to the third and the fourth control signals.